NBTI Mitigation by Dynamic Partial Reconfiguration

FPGAs achieve smaller geometries and their reliability is becoming a severe issue. Non-functional prop- erties, as Negative Bias Temperature Instability, affect the device functionality. In this work a novel methodology to address this issue is described, exploiting FPGAs flexibility. Dynamic Partial Reconfiguration is used to minimize aging impact on FPGAs’ configuration memory