The design of an ultra low power Phase Locked Loop (PLL) is presented in this paper. The proposed PLL consists of a phase detector, a charge pump, low pass filter, and a ring oscillator based voltage controlled oscillator (VCO). The performance of Voltage Controlled Oscillator is of great importance for PLL. The circuit is designed using 0.13µm CMOS technology with the supply voltage of 1V and has a power consumption of 254µW. Keywords: Charge Pump, CMOS Technology, Low Pass Filter, Phase Detector, Phase Locked Loop, Voltage Controlled Oscillator
A design of the proposed VCO was developed for PLL in radio frequency identification (RFID) applicat...
Abstract — Designing a compact, power efficient Voltage-Controlled Oscillator (VCO) for high frequen...
The phase-locked loop (PLL) frequency synthesizer is a critical device of wireless transceivers. It ...
A low-voltage low-power CMOS phase-locked loop (PLL) is presented in this paper. It consists of a ph...
Abstract: The aim of this study was to design low phase noise 2.4 GHz ring oscillator with low power...
[[abstract]]In this paper, the low power VCO is proposed and analyzed. A novel low power voltage con...
This paper investigates the design and performance of the PLL (Phase Locked Loop). The proposed PLL ...
Contemporary digital systems use clocks for sequencing their operations and for synchronizing betwee...
This thesis covers the analysis, design and simulation of a low-power low-noise CMOS Phase-Locked Lo...
This paper presents the design aspects of low power digital PLL. The performance determining paramet...
Very large-scale integration (VLSI) circuits operating at ultra-low power are currently acquiring mo...
[[abstract]]This paper describes an ultra-low voltage phase-locked loop (PLL) using a bulk-driven te...
Over the past decade, the desirability of portable operation for all types of electronics system has...
[[abstract]]Modern high speed CMOS processors using on-chip phase-locked-loops often require a clock...
The emphasis of this project is the low power and small chip-area design of the phase-frequency dete...
A design of the proposed VCO was developed for PLL in radio frequency identification (RFID) applicat...
Abstract — Designing a compact, power efficient Voltage-Controlled Oscillator (VCO) for high frequen...
The phase-locked loop (PLL) frequency synthesizer is a critical device of wireless transceivers. It ...
A low-voltage low-power CMOS phase-locked loop (PLL) is presented in this paper. It consists of a ph...
Abstract: The aim of this study was to design low phase noise 2.4 GHz ring oscillator with low power...
[[abstract]]In this paper, the low power VCO is proposed and analyzed. A novel low power voltage con...
This paper investigates the design and performance of the PLL (Phase Locked Loop). The proposed PLL ...
Contemporary digital systems use clocks for sequencing their operations and for synchronizing betwee...
This thesis covers the analysis, design and simulation of a low-power low-noise CMOS Phase-Locked Lo...
This paper presents the design aspects of low power digital PLL. The performance determining paramet...
Very large-scale integration (VLSI) circuits operating at ultra-low power are currently acquiring mo...
[[abstract]]This paper describes an ultra-low voltage phase-locked loop (PLL) using a bulk-driven te...
Over the past decade, the desirability of portable operation for all types of electronics system has...
[[abstract]]Modern high speed CMOS processors using on-chip phase-locked-loops often require a clock...
The emphasis of this project is the low power and small chip-area design of the phase-frequency dete...
A design of the proposed VCO was developed for PLL in radio frequency identification (RFID) applicat...
Abstract — Designing a compact, power efficient Voltage-Controlled Oscillator (VCO) for high frequen...
The phase-locked loop (PLL) frequency synthesizer is a critical device of wireless transceivers. It ...
Add to ORKG