Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints

none6Regular multi-core processors are appearing in the embedded system market as high performance software programmable solutions. The use of regular interconnect fabrics for them allows fast design time, ease of routing, predictability of electrical parameters and good scalability. k-ary n-mesh topologies are candidate solutions for these systems, borrowed from the domain of off-chip interconnection networks. However, the on-chip integration has to deal with unique challenges at different levels of abstraction. From a technology viewpoint, interconnect reverse scaling causes critical paths to go across global links. Poor interconnect performance might also impact IP core speed depending on the synchronization mechanism at the interface. Finally, this might also conflict with the requirements that communication libraries employed in the MPSoC domain pose on the underlying interconnect fabric. This paper provides a comprehensive overview of these topics, by characterizing physical feasibility of representative k-ary n-mesh topologies and by providing silicon-aware system-level performance figures.noneGilabert F.; Ludovici D.; Medardoni S.; Bertozzi D.; Benini L.; Gaydadjiev G.N.Gilabert F.; Ludovici D.; Medardoni S.; Bertozzi D.; Benini L.; Gaydadjiev G.N