Functional simulation of a technique for background calibration of capacitor mismatch errors in pipelined A/D converters

This paper analyses the performance of a recently proposed background calibration technique with digital cancellation of D/A converter noise, suitable for high-speed, high-resolution, pipelined analog-to-digital converters (ADCs)