Compiler-Directed Dynamic Voltage/Frequency Scheduling for Energy Reduction in Microprocessors

Dynamic voltage and frequency scaling of the CPU has been identified as one of the most effective ways to reduce energy consumption of a program. This paper discusses a compilation strategy that identifies scaling opportunities without significant overall performance penalty. Simulation results show CPU energy savings of 3.97%- 23.75% for the SPECfp95 benchmark suite with a performance penalty of at most 2.53%.Technical report DCS-TR-43