International audienceEnsuring the correction of heterogeneous and complex systems is an essential stage in the process of engineering systems. In this paper, we propose an approach to verify and validate complex systems specified by SysML language. We translate SysML specifications into Promela models in order to validate the designed systems by model checking SPIN. The requirements properties are translated to Linear Temporal Logic (LTL) formulae and verified by Spin. A case study is presented to illustrate the effectiveness of our approach
Nowadays, model checking is recognized as an efficient technology for verifying system properties. T...
Using software components is a modern approach for building extensible and reliable applications. To...
Abstract: Formal verification of UML diagram is the act of proving or disproving the correctness of ...
International audienceEnsuring the correction of heterogeneous and complex systems is an essential s...
Heterogeneous Systems are complex and become very critical. These systems integrate software andhard...
Designing complex and critical systems needs a methodology to ensure the correctness of their specif...
The language χ has been developed for modeling of industrial systems. To obtain performance measures...
International audienceThis paper presents a solution for SysML model verification and validation, wi...
Formal and Incremental Verification of SysML Specifications for the Design of Component-Based System...
In this paper we discuss the correctness of an ATL-based model transformation from the systems engin...
International audienceThe Clock Constraint Specification Language (CCSL) provides expressions and re...
Abstract. The validation of SysML specifications needs a complete process for extracting, formalizin...
Formally defined Specification and Description Language (SDL) is used for the design and specificati...
We present an attempt to use the model checker Spin as a verification engine for SDL, with special e...
Model-based development is particularly promising in the area of real-time and embedded systems, sin...
Nowadays, model checking is recognized as an efficient technology for verifying system properties. T...
Using software components is a modern approach for building extensible and reliable applications. To...
Abstract: Formal verification of UML diagram is the act of proving or disproving the correctness of ...
International audienceEnsuring the correction of heterogeneous and complex systems is an essential s...
Heterogeneous Systems are complex and become very critical. These systems integrate software andhard...
Designing complex and critical systems needs a methodology to ensure the correctness of their specif...
The language χ has been developed for modeling of industrial systems. To obtain performance measures...
International audienceThis paper presents a solution for SysML model verification and validation, wi...
Formal and Incremental Verification of SysML Specifications for the Design of Component-Based System...
In this paper we discuss the correctness of an ATL-based model transformation from the systems engin...
International audienceThe Clock Constraint Specification Language (CCSL) provides expressions and re...
Abstract. The validation of SysML specifications needs a complete process for extracting, formalizin...
Formally defined Specification and Description Language (SDL) is used for the design and specificati...
We present an attempt to use the model checker Spin as a verification engine for SDL, with special e...
Model-based development is particularly promising in the area of real-time and embedded systems, sin...
Nowadays, model checking is recognized as an efficient technology for verifying system properties. T...
Using software components is a modern approach for building extensible and reliable applications. To...
Abstract: Formal verification of UML diagram is the act of proving or disproving the correctness of ...
.jpg%3Fwidth%3D300&w=3840&q=75)
Add to ORKG