A pipe lined simulation approach for logic emulation using multi-FPGA platforms

Emulation of a large system on a multi-FPGA platform not only involves partitioning the system into multiple modules subject to given capacity and resource constraints, but also involves achieving higher throughput, lower cost of emulation and less communication overhead. Many good scheduling algorithms have been reported, however due to the lack of pipelining they fail to achieve high system throughput. An intelligent hardware scheduling approach is essential for obtaining high system throughput with possibly lower overheads. In this paper, we propose a scalable, high performance, low cost approach for simulation of multi-FPGA systems. We convert the unbalanced partitioned system into a balanced pipeline and maximize the throughput of the system. Our experiments on reference designs have shown a speed-up of up to 8.57 x with a 10% hardware overhead over the conventional simulation approaches