The design of a reduced instruction set computer using a silicon compiler

Graduation date: 1990The objective of this thesis is to describe the design and\ud implementation of a VSLI reduced instruction set computer (RISC).\ud The RISC machine constitutes a new style of computer architecture.\ud It differs significantly from the complex instruction set computer\ud architectures (CISC) of the past. RISC architectures are\ud characterized by their high performance, simple instruction sets,\ud minimal hardware requirements, and their ability to support block\ud structured programming languages adequately.\ud In this thesis a 16-bit single chip RISC was designed using\ud the Genesil Silicon Compiler. It has 14 instructions, an overlapped\ud register window structure, and on chip memory. It can execute\ud most instructions in a single clock cycle, including procedure calls\ud and returns. The peak performance of this chip is approximately 6\ud MIPS. The chip was implemented in 2 micron CMOS technology.\ud The chip size is 516.54 X 514.27 mils. This chip has not been\ud fabricated