This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.---- Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE...
In this article, a novel interconnect technology is presented for the cost-effective and flexible de...
The intra-chip communication infrastructures are receiving always more attention since they are beco...
SoC design will require asynchronous techniques as the large parameter variations across the chip wi...
Abstract: Various kinds of asynchronous interconnect and synchronisation mechanisms are being propos...
Journal ArticleAsynchronous systems are being viewed as an increasingly viable alternative to purel...
Asynchronous circuit design has been conventionally regarded as a valid alternative to synchronous l...
Journal ArticleThe bandwidth requirement for each link on a network-on-chip (NoC) may differ based o...
This paper proposes an asynchronous serialized link for NoC that can achieve the same levels of perf...
Using on-chip interconnection networks in place of ad-hoc global wiring structures the top level wir...
Journal ArticleThis paper describes a new technique for integrating asynchronous modules within CI h...
This paper describes the design of the Packet Switch Element Chip, one of the components of a high s...
This thesis addresses two aspects of designing on-chip communication networks. One is about applying...
Journal ArticleRecent practical advances in asynchronous circuit and system design have resulted in ...
National audienceDespite the recommendations of several Roadmaps published a few years ago, asynchro...
This paper presents the design, implementation, and evaluation of a class of packet-switching fabric...
In this article, a novel interconnect technology is presented for the cost-effective and flexible de...
The intra-chip communication infrastructures are receiving always more attention since they are beco...
SoC design will require asynchronous techniques as the large parameter variations across the chip wi...
Abstract: Various kinds of asynchronous interconnect and synchronisation mechanisms are being propos...
Journal ArticleAsynchronous systems are being viewed as an increasingly viable alternative to purel...
Asynchronous circuit design has been conventionally regarded as a valid alternative to synchronous l...
Journal ArticleThe bandwidth requirement for each link on a network-on-chip (NoC) may differ based o...
This paper proposes an asynchronous serialized link for NoC that can achieve the same levels of perf...
Using on-chip interconnection networks in place of ad-hoc global wiring structures the top level wir...
Journal ArticleThis paper describes a new technique for integrating asynchronous modules within CI h...
This paper describes the design of the Packet Switch Element Chip, one of the components of a high s...
This thesis addresses two aspects of designing on-chip communication networks. One is about applying...
Journal ArticleRecent practical advances in asynchronous circuit and system design have resulted in ...
National audienceDespite the recommendations of several Roadmaps published a few years ago, asynchro...
This paper presents the design, implementation, and evaluation of a class of packet-switching fabric...
In this article, a novel interconnect technology is presented for the cost-effective and flexible de...
The intra-chip communication infrastructures are receiving always more attention since they are beco...
SoC design will require asynchronous techniques as the large parameter variations across the chip wi...