Enhancement of electrical characteristics of the coupling ratio and the program/erase operation for NAND flash memories with an asymmetric interpoly-dielectric structure

The electrical characteristics of NAND flash memories with an asymmetric interpoly-dielectric (IPD) structure and a conventional IPD structure were simulated by using a technology computer-aided sentaurus simulation tool to enhance their device performance. The floating gate potential and the on-current level of the NAND memory devices with an asymmetric IPD structure were higher than those with a conventional IPD structure. The maximum electric field formed at the rounding boundary area of the floating gate and the blocking oxide layer in an asymmetric IPD structure was 34% smaller than that in a conventional IPD structure. The trapped charges in the floating gate layer of NAND flash memories with an asymmetric IPD structure increased owing to an increase in the saturation voltage during programming and erasing operation.This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2013-016467)