A 12b 2.9GS/s current-steering DAC implemented in 65nm CMOS is presented, with an IM3 «-60dBc beyond 1GHz while driving a 50¿ load with an output swing of 2.5Vpp-diff and dissipating a power of 188mW. The SFDR measured at 2.9GS/s is better than 60dB beyond 340MHz
This paper presents a six-bit current-steering digital-to-analogue converter (DAC), which optimises ...
CMOS digital-to-analog converter (DAC) for high-speed communication system applications. The propose...
\u3cp\u3eTo satisfy higher and higher transmission rate and broadband requirement of modern communic...
A 12b 2.9GS/s current-steering DAC implemented in 65nm CMOS is presented, with an IM3 «-60dBc beyond...
A 12b 2.9GS/s current-steering DAC implemented in 65nm CMOS is presented, with an IM3 «-60dBc beyond...
A 12 bit 2.9 GS/s current-steering DAC implemented in 65 nm CMOS is presented, with an IM3 <¿-60...
A 12 bit 2.9 GS/s current-steering DAC implemented in 65 nm CMOS is presented, with an IM3 <¿-60 dB...
A CMOS current steering 12b 500MS/s 216mW DAC without any additional circuitry to remove errors intr...
A CMOS current steering 12b 500MS/s 216mW DAC without any additional circuitry to remove errors intr...
In this paper a 12-bit current-steering hybrid DAC is implemented using AMS 0.35 mu m CMOS process t...
This paper presents a very small area 12b IGSps self-calibrated current-steering DAC cell occupying ...
This paper presents a 14b 2GS/s DAC in 0.18 μm BiCMOS. In order to improve the linearity and dynamic...
This paper presents a six-bit current-steering digital-to-analogue converter (DAC), which optimises ...
CMOS digital-to-analog converter (DAC) for high-speed communication system applications. The propose...
\u3cp\u3eTo satisfy higher and higher transmission rate and broadband requirement of modern communic...
A 12b 2.9GS/s current-steering DAC implemented in 65nm CMOS is presented, with an IM3 «-60dBc beyond...
A 12b 2.9GS/s current-steering DAC implemented in 65nm CMOS is presented, with an IM3 «-60dBc beyond...
A 12 bit 2.9 GS/s current-steering DAC implemented in 65 nm CMOS is presented, with an IM3 <¿-60...
A 12 bit 2.9 GS/s current-steering DAC implemented in 65 nm CMOS is presented, with an IM3 <¿-60 dB...
A CMOS current steering 12b 500MS/s 216mW DAC without any additional circuitry to remove errors intr...
A CMOS current steering 12b 500MS/s 216mW DAC without any additional circuitry to remove errors intr...
In this paper a 12-bit current-steering hybrid DAC is implemented using AMS 0.35 mu m CMOS process t...
This paper presents a very small area 12b IGSps self-calibrated current-steering DAC cell occupying ...
This paper presents a 14b 2GS/s DAC in 0.18 μm BiCMOS. In order to improve the linearity and dynamic...
This paper presents a six-bit current-steering digital-to-analogue converter (DAC), which optimises ...
CMOS digital-to-analog converter (DAC) for high-speed communication system applications. The propose...
\u3cp\u3eTo satisfy higher and higher transmission rate and broadband requirement of modern communic...
DOI
Add to ORKG