Power-conscious test synthesis and scheduling

BIST increases circuit activity and hence power in data path circuits. The voltage drop that occurs during testing causes some good circuits to fail the testing process, leading to unnecessary manufacturing yield loss. Addressing this problem, the authors show how test synthesis and scheduling affect power dissipation and present new power-conscious algorithms