The testing of multiple RAM Cores in Soc system

The development of the sub-micron technology makes it possible that the manufacturer of ASIC integrates IP into a single chip. The embedded memory is difficult to test because of the compact construct. Measurer, BIST and processor-based are the mainly three methods. The BIST method decreases the test time by sacrificing the area. The BIST has been the main test method due to the better performance. The cost of the area and pad is large if every memory possesses a BIST controller in the system. The paper adopts a BIST controller to control dozens of memories. The method has the advantage of better flexibility, shorter time and lower area. The paper researches the test strategy for several distributed different sizes and algorithms memories. Only a microcode-based controller is used. The code for different test algorithm is stored in ROM. The controller disposes the symmetry structure of the algorithm. If the two sections have reverse address order, data mode and compare bit, the recurrence instruction and the recurrence register run a specific program by reverse address order, data mode and compare bit again. The memories possessing the same algorithm can be test simultaneously by the synchronous signal. A wrapper is added to every memory for communication between the memory and controller. The results indicate that the controller has better flexibility, shorter test time, lower area and simpler test instructor se