Module selection is a basic architectural synthesis task that allows to optimise the cost of the dedicated circuits under real time constraint. Adding the power factor to the optimisation problem changes the working domain from two dimensions (Area/Time) to three dimensions (Area/Time/Power). However solving this problem by the best selection of the supply voltage and the operators set in a complex library remains unsolved. This paper presents an implementation of the module selection integrated in HLS GAUT tool and some results on a DWT algorithm
High Level Synthesis (HLS) is a process which, starting from a high-level description of an applicat...
The design of complex Systems-on-Chips implies to take into account communication and memory access ...
Abstract – Design Space Exploration (DSE) is one of the most important stages in High Level Synthesi...
Module selection is a basic architectural synthesis task that allows to optimise the cost of the ded...
Abstract — This paper describes a new dynamic-power aware High Level Synthesis (HLS) data path appro...
This paper proposes a new module selection algorithm for high-level synthesis. The algorithm uses an...
This paper proposes a frame work for High Level Synthesis of DSP algorithms with emphasis on differe...
International audienceThis work applies high-level synthesis (HLS) technique to several algorithms a...
International audienceThe very high computing capacity available in the latest Field Programmable Ga...
High-Level Synthesis (HLS) is a single process synthesis method that has shown to produce very good ...
Abstract- High level synthesis. studies have produced many tools which enable us to design the proce...
In this thesis, circuit parameters that are related to low power/energy high level synthesis for VLS...
The design of complex Systems-on-Chips implies to take into account communication and timing constra...
High level synthesis (HLS) using C/C++ has increasingly become a critical step in the realization of...
International audienceHigh-level synthesis (HLS) currently seems to be an interesting process to red...
High Level Synthesis (HLS) is a process which, starting from a high-level description of an applicat...
The design of complex Systems-on-Chips implies to take into account communication and memory access ...
Abstract – Design Space Exploration (DSE) is one of the most important stages in High Level Synthesi...
Module selection is a basic architectural synthesis task that allows to optimise the cost of the ded...
Abstract — This paper describes a new dynamic-power aware High Level Synthesis (HLS) data path appro...
This paper proposes a new module selection algorithm for high-level synthesis. The algorithm uses an...
This paper proposes a frame work for High Level Synthesis of DSP algorithms with emphasis on differe...
International audienceThis work applies high-level synthesis (HLS) technique to several algorithms a...
International audienceThe very high computing capacity available in the latest Field Programmable Ga...
High-Level Synthesis (HLS) is a single process synthesis method that has shown to produce very good ...
Abstract- High level synthesis. studies have produced many tools which enable us to design the proce...
In this thesis, circuit parameters that are related to low power/energy high level synthesis for VLS...
The design of complex Systems-on-Chips implies to take into account communication and timing constra...
High level synthesis (HLS) using C/C++ has increasingly become a critical step in the realization of...
International audienceHigh-level synthesis (HLS) currently seems to be an interesting process to red...
High Level Synthesis (HLS) is a process which, starting from a high-level description of an applicat...
The design of complex Systems-on-Chips implies to take into account communication and memory access ...
Abstract – Design Space Exploration (DSE) is one of the most important stages in High Level Synthesi...
Add to ORKG