Fault and energy-aware communication mapping with guaranteed latency for applications implemented on No
Network-on-Chip (NoC)-based multiprocessor system-on-chips (MPSoCs) are becoming the de-facto comput...
This paper presents an approach to the synthesis of low-power fault-tolerant hard real-time applicat...
With reducing feature size of transistors and increasing number of cores on a single chip, system-on...
0278-0070 (c) 2015 IEEE. Translations and content mining are permitted for academic research only. P...
I hereby declare that all information in this document has been obtained and presented in ac-cordanc...
As technology scales, fault tolerance is becoming a key concern in on-chip communication. Consequent...
This paper investigates the bandwidth- and latencyconstrained IP mapping problem that maps a given s...
International audienceThe use of fault-tolerant mechanism is essential to ensure the correct functio...
Networks-on-Chip (NoC) is a communication paradigm for Systems-on-Chip (SoC). NoC design flow contai...
International audienceMapping intellectual properties (IPs) on Network-on-Chip (NoC) has a notable i...
Network on Chip (NoC) is a communication subsystem, which has the logic for sending and receiving th...
This paper presents a run-time resource manager for NoC-based many-core architectures that dynamical...
Many-core systems connected by 3D Networks-on-Chip (NoC) are emerging as a promising computation eng...
Thesis (Ph. D.)--University of Rochester. Dept. of Electrical and Computer Engineering, 2011.Reliabi...
The current technological defect densities and production yields are a motivating factor supporting ...
Network-on-Chip (NoC)-based multiprocessor system-on-chips (MPSoCs) are becoming the de-facto comput...
This paper presents an approach to the synthesis of low-power fault-tolerant hard real-time applicat...
With reducing feature size of transistors and increasing number of cores on a single chip, system-on...
0278-0070 (c) 2015 IEEE. Translations and content mining are permitted for academic research only. P...
I hereby declare that all information in this document has been obtained and presented in ac-cordanc...
As technology scales, fault tolerance is becoming a key concern in on-chip communication. Consequent...
This paper investigates the bandwidth- and latencyconstrained IP mapping problem that maps a given s...
International audienceThe use of fault-tolerant mechanism is essential to ensure the correct functio...
Networks-on-Chip (NoC) is a communication paradigm for Systems-on-Chip (SoC). NoC design flow contai...
International audienceMapping intellectual properties (IPs) on Network-on-Chip (NoC) has a notable i...
Network on Chip (NoC) is a communication subsystem, which has the logic for sending and receiving th...
This paper presents a run-time resource manager for NoC-based many-core architectures that dynamical...
Many-core systems connected by 3D Networks-on-Chip (NoC) are emerging as a promising computation eng...
Thesis (Ph. D.)--University of Rochester. Dept. of Electrical and Computer Engineering, 2011.Reliabi...
The current technological defect densities and production yields are a motivating factor supporting ...
Network-on-Chip (NoC)-based multiprocessor system-on-chips (MPSoCs) are becoming the de-facto comput...
This paper presents an approach to the synthesis of low-power fault-tolerant hard real-time applicat...
With reducing feature size of transistors and increasing number of cores on a single chip, system-on...
DOI
Add to ORKG