Reduced energy consumption is one of the most impor-tant design goals for embedded application domains like wireless, multimedia and biomedical. Instruction memory hierarchy has been proven to be one of the most power hungry parts of the system. This paper introduces an ar-chitectural enhancement for the instruction memory to re-duce energy and improve performance. The proposed dis-tributed instruction memory organization requires minimal hardware overhead and allows execution of multiple loops in parallel in a uni-processor system. This architecture en-hancement can reduce the energy consumed in the instruc-tion and data memory hierarchy by 70.01 % and improve the performance by 32.89 % compared to enhanced SMT based architectures. 1
Very Long Instruction Word (VLIW) architectures can enhance performance by exploiting fine-grained i...
With increasing demands for performance by embedded systems, especially by digital signal processing...
Traditionally, an instruction decoder is designed as a monolithic structure that inhibit the leakage...
Reduced energy consumption is one of the most impor-tant design goals for embedded application domai...
\u3cp\u3eEnergy consumption in embedded systems is strongly dominated by instruction memory organiza...
For multimedia applications, loop buffering is an efficient mechanism to reduce the power in the ins...
Very Long Instruction Word (VLIW) processors are very popular in embedded and mobile computing domai...
Portable consumer electronics to play multimedia have to be high performant and flexible. Energy con...
Abstract—Current loop buffer organizations for very large instruction word processors are essentiall...
Recent studies show that very long instruction word (VLIW) architectures, which inherently have wide...
Architectural resources and program recurrences are themain limitations to the amount of Instruction...
In this paper we address the problem of the architectural exploration from the energy/performance po...
VLIW architecture has become widespread due to the combined bene?ts of simple hardware and compiler ...
To maximize the performance of wide-issue superscalar out-of-order microprocessors, the issue stage ...
Current loop buffer organizations for very large instruction word processors are essentially central...
Very Long Instruction Word (VLIW) architectures can enhance performance by exploiting fine-grained i...
With increasing demands for performance by embedded systems, especially by digital signal processing...
Traditionally, an instruction decoder is designed as a monolithic structure that inhibit the leakage...
Reduced energy consumption is one of the most impor-tant design goals for embedded application domai...
\u3cp\u3eEnergy consumption in embedded systems is strongly dominated by instruction memory organiza...
For multimedia applications, loop buffering is an efficient mechanism to reduce the power in the ins...
Very Long Instruction Word (VLIW) processors are very popular in embedded and mobile computing domai...
Portable consumer electronics to play multimedia have to be high performant and flexible. Energy con...
Abstract—Current loop buffer organizations for very large instruction word processors are essentiall...
Recent studies show that very long instruction word (VLIW) architectures, which inherently have wide...
Architectural resources and program recurrences are themain limitations to the amount of Instruction...
In this paper we address the problem of the architectural exploration from the energy/performance po...
VLIW architecture has become widespread due to the combined bene?ts of simple hardware and compiler ...
To maximize the performance of wide-issue superscalar out-of-order microprocessors, the issue stage ...
Current loop buffer organizations for very large instruction word processors are essentially central...
Very Long Instruction Word (VLIW) architectures can enhance performance by exploiting fine-grained i...
With increasing demands for performance by embedded systems, especially by digital signal processing...
Traditionally, an instruction decoder is designed as a monolithic structure that inhibit the leakage...
.jpg%3Fwidth%3D300&w=3840&q=75)
Add to ORKG