1Low-Energy Digital Filter Design Based on Controlled Timing Error Acceptance

Abstract — In signal processing applications, large energy gains can be obtained by accepting some degradation in the out-put signal quality. Filters are at the core of many such systems. In this paper, we demonstrate the potential of a new paradigm for achieving favorable quality-energy trade-offs in digital fil-ter design that is based on directly accepting timing errors in the datapath under aggressively scaled VDD. In an unmodified design, such scaling leads to rapid onset of timing errors and, consequently, quality loss. In a modified filter implementation, the onset of large errors is delayed, permitting significant en-ergy reduction while maintaining high quality. Specifically, the innovations in the design include techniques for: 1) run-time adjustment of datapath bitwidth, and 2) design-time reordering of filter taps. We tested the new design strategy on several au-dio and image processing applications. The designs were syn-thesized using a 45nm standard cell library. Results of SPICE simulations on the entire designs show that up to 70 % energy savings can be achieved while maintaining excellent perceived signal-to-noise ratios (SNRs). Compared to a traditional filter design, the area overhead of our architecture is about 2%