Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures

In this paper we study the performance improvements and trade-offs derived from an optimized mapping approach applied on a parametric coarse grained reconfigurable array architecture. The processing elements ’ local register files and the processing elements’ interconnection network is exploited for caching memory data values with data reuse opportunities. The data reused values are transferred through the processing elements’ interconnection network hence, relieving the bus from the burden of transferring these values. A novel mapping algorithm is also proposed that uses a modulo scheduling technique. This algorithm targets on a flexible architecture template which permits experimental exploration over different architecture alternatives. The experimental results showed that the operation parallelism was significantly improved by our mapping approach. Additionally, we have outlined the relation that exists between the performance improvements and the memory access latency, the interconnection network and the processing elements ’ register file size