An end-to-end design flow for automated instruction set extension and complex instruction selection based on gcc

Abstract. Extensible processors are application-specific instruction set processors (ASIPs) that allow for customisation through user-defined in-struction set extensions (ISE) implemented in an extended micro archi-tecture. Traditional design flows for ISE typically involve a large number of different tools for processing of the target application written in C, ISE identification, generation, optimisation and synthesis of additional functional units. Furthermore, ISE exploitation is typically restricted to the specific application the new instructions have been derived from. This is due to the lack of instruction selection technology that is capable of generating code for complex, multiple-input multiple-output instruc-tions. In this paper we present a complete tool-chain based on GCC for automated instruction set extension, micro-architecture optimisation and complex instruction selection. We demonstrate that our approach is capable of generating highly efficient ISEs, trading off area and perfor-mance constraints, and exploit complex custom instruction patterns in an extended GCC platform.