ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates

DRAM scaling has been the prime driver for increasing the capac-ity of main memory system over the past three decades. Unfor-tunately, scaling DRAM to smaller technology nodes has become challenging due to the inherent difficulty in designing smaller ge-ometries, coupled with the problems of device variation and leak-age. Future DRAM devices are likely to experience significantly high error-rates. Techniques that can tolerate errors efficiently can enable DRAM to scale to smaller technology nodes. However, ex-isting techniques such as row/column sparing and ECC become prohibitive at high error-rates. To develop cost-effective solutions for tolerating high error-rates, this paper advocates a cross-layer approach. Rather than hiding the faulty cell information within the DRAM chips, we expose it to the architectural level. We propose ArchShield, an architectural framework that employs runtime testing to identify faulty DRAM cells. ArchShield tolerates these faults using two components, a Fault Map that keeps information about faulty words in a cache line, and Selective Word-Level Replication (SWLR) that replicates faulty words for error resilience. Both Fault Map and SWLR are in-tegrated in reserved area in DRAM memory. Our evaluations with 8GB DRAM DIMM show that ArchShield can efficiently tolerate error-rates as higher as 10−4 (100x higher than ECC alone), causes less than 2 % performance degradation, and still maintains 1-bit er-ror tolerance against soft errors