Journal of Circuits, Systems, and Computersfc World Scientific Publishing Company ON THE DESIGN OF EFFICIENT MODULAR ADDERS

Modular adders are met in various applications of computer systems. In this paper we investigate a new architecture for their design that utilizes a carry save adder stage and two binary adders that operate in parallel. Realizations in static CMOS reveal that the introduced architecture leads to modular adder implementations that offer significant savings in delay and power consumption over implementations based on previously proposed architectures. In parallel, the proposed architecture offers significantly smaller implementation area for small operand widths. 1