Data Criticality in Network-On-Chip Design

Many network-on-chip (NoC) designs focus on maximizing performance, delivering data to each core no later than needed by the application. Yet to achieve greater energy efficiency, we argue that it is just as important that data is delivered no earlier than needed. To address this, we explore data criticality in CMPs. Caches fetch data in bulk (blocks of multiple words). Depending on the application’s memory access patterns, some words are needed right away (critical) while other data are fetched too soon (non-critical). On a wide range of applications, we perform a limit study of the impact of data criticality in NoC design. Criticality-oblivious designs can waste up to 37.5 % energy, compared to an idealized NoC that fetches each word both no later and no earlier than needed. Furthermore, 62.3 % of energy is wasted fetching data that is not used by the application. We present NoCNoC, a practical, criticality-aware NoC design that achieves up to 60.5 % energy savings with no loss in per-formance. Our work moves towards an ideally-efficient NoC, delivering data both no later and no earlier than needed