FPGA Implementation of a Modified Turbo Encoder

Turbo convolutional codes (TCC) are excellent error correcting codes, however TCC decoding based on A-Posteriori Probability (APP) algorithm is computationally complex and the complexity is not significantly reduced even if puncturing mechanism is used. To overcome the above disadvantage turbo codes need to be concatenated with other coding techniques such that the decoding complexity is significantly reduced and at the same time the Signal to Noise Ratio (SNR) can be as close to the Shannon limit as possible. In this paper one such modification is described, whereby convolutional coding as well as block coding technique of Zig-Zag codes will be used. First the simulation results of the encoder using MATLAB are presented and then the FPGA results using Artix-7 board will be shown