Low Power and Low Dead Zone Phase Frequency Detector in PLL

This article presents Low power and Low Dead Zone Phase Frequency Detector for phase locked loop feedback system. It describes a design of a Phase Frequency Detector (PFD) using AND Gate and NOR Gate for 50 MHz and 500MHz frequency and also the comparative analysis of power dissipation and Dead Zone for 50MHz and 500MHz frequency. The Phase Frequency Detector is operated at 1.8V power supply. The proposed architecture of PFD has been implemented using 0.18µm CMOS Technology in ELDO- Mentor Graphics tool