Reduction of Ground Bounce Noise in 14T Full Adder by Using Various Power Gating Techniques

Abstract: The main objective is to compare the existing full adders circuits and their performances to design a Low Power Full Adder having improved result as compared to existing Full Adders. The Full Adder circuit is a very important part in application like Digital Signal process (DSP) design, chip, and microcontroller and processing units. This paper discusses the evolution of full adder circuits in terms of lesser power consumption higher speed. As low power circuits are most popular now a days as the scaling increase the leakage powers in the circuit also increases rapidly so for removing these kind of leakages and to provide a better power efficiency we are using many types of power gating techniques. In this paper we are going to analyse the static power dissipation on 14TFull Adder using different types of power gated circuits using low power VLSI design techniques and we are going to display the comparison results in TSMC018 Nanometre Technology. The simulations were done using Tanner Tools and the results were given below