Ask
Search
My library
ORKG

ORKG Ask

Our mission is to organize scholarly knowledge and make it accessible to humans and machines.

About

About ORKG Ask
Report issue
Statistics
Contact

Legal

Terms of use
Data protection (sheet)
Imprint
Accessibility
License

Technical

We
open source
System status
Changelog
Frontend: v1.41.0
Backend: v1.13.4

We use cookies to provide a better user experience.

Data Protection

Technique for producing bipolar and MOS field effect transistors on a single chip

Williams, D. W.
Gallagher, R. C.

Publication date

April 1970

Language

English

Abstract

Several cycles of photoetching, dopant deposition, and drive-in produce selectively-doped regions and semiconductor junctions within a single chip

Extracted data

Related items

Moving RIT to Submicron Technology: Fabrication of 0.5μm P-Channel MOS Transistors

Camp, Lisa M

January 2003

In this investigation, efforts have been made to move the Microelectronic Engineering Program at Roc...

Development of chip passivated monolithic complementary MISFET circuits with beam leads

Kim, M. J.
Ragonese, L. J.
Corrie, B. L.
Warr, R. E.
Brouillette, J. W.

May 1972

The results are presented of a program to demonstrate the processes for fabricating complementary MI...

Silicon n-Channel Metal Oxide Semiconductor Field Effect Transistor Fabrication And Its Effect On Output Characteristics

Mohd Rashid, Mohd Marzaini

January 2012

n-channel metal oxide semiconductor field effect transistor (n-MOSFET) fabrication requires special...

P-channel silicone gate FET

Woo, D. S.
Ostis, S.

June 1973

Modified fabrication technique for P-channel MOSFET devices eliminates problems involving gate place...

Epitaxial process development for monolithic complementary MOS-FET structures with P-N JUNCTION isolation Final report, 1 Feb. - 15 Jul. 1965

Skouson, G. W.

January 1965

Epitaxial deposition of P-type silicon into etche grooves in N-type silicon for P-N junction for com...

Investigation into the combination of complementary MOS and complementary bipolar circuits on a monolithic silicon chip Final report

Cook, R.

January 1969

Combination of complementary MOS and complementary bipolar circuits on monolithic silicon chi

Design and Fabrication of a Lateral Bipolar PNP Transistor Compatible with RIT\u27s Double Diffused Process

Will, James A, II

January 1991

A chip was designed containing lateral bipolar PNP devices with base widths ranging from four to ten...

MOS field-effect-transistor technology

Wallmark, J. T.
Ross, E. C.
Parker, H.
Flatley, D.
Boesenberg, W. A.

September 1968

Metal oxide semiconductor field effect transistor circuit development and laminated electronic packa...

Design and development of a digital subsystem employing n and p-channel Mos Fet's in complementary circuits in an integrated circuit array Final report, 1 May 1967 - 30 Apr. 1968

Keller, K. R.
Yung, A.

August 1968

Digital subsystem design and development employing n-channel and p-channel in MOS FET units in compl...

The development of self aligned via fill using the metal liftoff technique

Bercaw, James J.

January 1992

Includes bibliographical references (pages [40]-41)During the summer of 1986, the first field effect...

Use of cermet thin film resistors with nitride passivated metal insulator field effect transistor

Harrap, V.
Brown, G. A.

October 1971

Film deposition of cermet resistors on same chip with metal nitride oxide silicon field effect trans...

Epitaxial process for development for monolithic complementary MOS-FET structure with oxide barrier isolation Final report, 15 Mar. - 15 Sep. 1965

Skouson, G. W.

January 1965

Oxide isolated islands of N and P type silicon semiconductors by epitaxial deposition and etching fo...

Bipolar Device Fabrication Using RIT\u27s CMOS Technology to Develop a BICMOS Process

Ternullo, Luigi, Jr

January 1991

An NPN bipolar transistor process was designed and fabricated for incorporation with RIT’s N well CM...

Design development, fabrication, and delivery of improved MOS transistors Third quarterly progress report, 22 Nov. 1965 - 21 Feb. 1966

Schlegel, E. S.

January 1966

Instability, high threshold voltage and gamma radiation sensitivity of metal-oxide-silicon transisto...

Full-Wafer DMOS Fabrication at RIT

Sudirgo, Stephen
Pamatat, Alex

January 2001

A well understanding of basic structure of Double Diffused Metal Oxide Semiconductor (DMOS) and the ...

Moving RIT to Submicron Technology: Fabrication of 0.5μm P-Channel MOS Transistors

Camp, Lisa M

January 2003

In this investigation, efforts have been made to move the Microelectronic Engineering Program at Roc...

Development of chip passivated monolithic complementary MISFET circuits with beam leads

Kim, M. J.
Ragonese, L. J.
Corrie, B. L.
Warr, R. E.
Brouillette, J. W.

May 1972

The results are presented of a program to demonstrate the processes for fabricating complementary MI...

Silicon n-Channel Metal Oxide Semiconductor Field Effect Transistor Fabrication And Its Effect On Output Characteristics

Mohd Rashid, Mohd Marzaini

January 2012

n-channel metal oxide semiconductor field effect transistor (n-MOSFET) fabrication requires special...

P-channel silicone gate FET

Woo, D. S.
Ostis, S.

June 1973

Modified fabrication technique for P-channel MOSFET devices eliminates problems involving gate place...

Epitaxial process development for monolithic complementary MOS-FET structures with P-N JUNCTION isolation Final report, 1 Feb. - 15 Jul. 1965

Skouson, G. W.

January 1965

Epitaxial deposition of P-type silicon into etche grooves in N-type silicon for P-N junction for com...

Investigation into the combination of complementary MOS and complementary bipolar circuits on a monolithic silicon chip Final report

Cook, R.

January 1969

Combination of complementary MOS and complementary bipolar circuits on monolithic silicon chi

Design and Fabrication of a Lateral Bipolar PNP Transistor Compatible with RIT\u27s Double Diffused Process

Will, James A, II

January 1991

A chip was designed containing lateral bipolar PNP devices with base widths ranging from four to ten...

MOS field-effect-transistor technology

Wallmark, J. T.
Ross, E. C.
Parker, H.
Flatley, D.
Boesenberg, W. A.

September 1968

Metal oxide semiconductor field effect transistor circuit development and laminated electronic packa...

Design and development of a digital subsystem employing n and p-channel Mos Fet's in complementary circuits in an integrated circuit array Final report, 1 May 1967 - 30 Apr. 1968

Keller, K. R.
Yung, A.

August 1968

Digital subsystem design and development employing n-channel and p-channel in MOS FET units in compl...

The development of self aligned via fill using the metal liftoff technique

Bercaw, James J.

January 1992

Includes bibliographical references (pages [40]-41)During the summer of 1986, the first field effect...

Use of cermet thin film resistors with nitride passivated metal insulator field effect transistor

Harrap, V.
Brown, G. A.

October 1971

Film deposition of cermet resistors on same chip with metal nitride oxide silicon field effect trans...

Epitaxial process for development for monolithic complementary MOS-FET structure with oxide barrier isolation Final report, 15 Mar. - 15 Sep. 1965

Skouson, G. W.

January 1965

Oxide isolated islands of N and P type silicon semiconductors by epitaxial deposition and etching fo...

Bipolar Device Fabrication Using RIT\u27s CMOS Technology to Develop a BICMOS Process

Ternullo, Luigi, Jr

January 1991

An NPN bipolar transistor process was designed and fabricated for incorporation with RIT’s N well CM...

Design development, fabrication, and delivery of improved MOS transistors Third quarterly progress report, 22 Nov. 1965 - 21 Feb. 1966

Schlegel, E. S.

January 1966

Instability, high threshold voltage and gamma radiation sensitivity of metal-oxide-silicon transisto...

Full-Wafer DMOS Fabrication at RIT

Sudirgo, Stephen
Pamatat, Alex

January 2001

A well understanding of basic structure of Double Diffused Metal Oxide Semiconductor (DMOS) and the ...

Moving RIT to Submicron Technology: Fabrication of 0.5μm P-Channel MOS Transistors

Camp, Lisa M

January 2003

In this investigation, efforts have been made to move the Microelectronic Engineering Program at Roc...

Development of chip passivated monolithic complementary MISFET circuits with beam leads

Kim, M. J.
Ragonese, L. J.
Corrie, B. L.
Warr, R. E.
Brouillette, J. W.

May 1972

The results are presented of a program to demonstrate the processes for fabricating complementary MI...

Silicon n-Channel Metal Oxide Semiconductor Field Effect Transistor Fabrication And Its Effect On Output Characteristics

Mohd Rashid, Mohd Marzaini

January 2012

n-channel metal oxide semiconductor field effect transistor (n-MOSFET) fabrication requires special...