Simulating Real-Time Software Components based on Logical Execution Time

Real-time software components based on the logical execu-tion time (LET) paradigm exhibit equivalent observable be-havior independent from the execution platform respectively the simulation environment. Thus, LET ensures a perfect match between simulation and execution on a potentially dis-tributed hardware without having to consider platform spe-cific details already in the application model. Especially for complex multi-mode multi-rate systems, a virtual machine (VM) is the favored approach to ensure the correct timing behavior. Simulation environments typically provide a trigger mechanism that allows for implementing such a VM. This pa-per discusses data dependency problems that may arise when simulating LET-based components and which considerably limit the applicability of existing approaches in practice. The identified shortcomings concern components with cyclic data flow, control loops involving plants without delay, and the combination of LET-based and conventional components. We present an execution mechanism based on a 2-step 3-phase VM architecture that overcomes these limitations. The pre-sented approach is implemented in MATLAB/Simulink and applicable for mixed time- and event-triggered systems