Processor memory traffic characteristics for on-chip cache

Graduation date: 1992The motivation of this research is to study different cache designs for on-chip\ud caches that improve processor performance and at the same time\ud minimize the degradation to system performance caused by an increase in\ud the processor memory traffic. As VLSI technology advances we can have\ud bigger and more complex on-chip caches that could not have been possible\ud a few years ago. Results derived from on-chip caches and performance\ud issues are basically similar to off-chip caches. In this study, we will\ud concentrate on single level on-chip caches though there are many\ud interesting issues relating system performance, memory traffic and\ud multi-level caches