Topics
CMOSCompany
sampling rateAlbum
Abstract—A power scalable 6-bit 1.2GS/s flash Analog-to-Digital Converter (ADC) is designed in 90nm CMOS. Rapid power on/off Track-and-Hold (T/H) and preamplifiers are proposed to provide scalable power consumption with sampling rate variation. Full transistor-level simulations of the ADC are presented from 1 MS/s (3 mW) to 1.2 GS/s (41 mW). At the maximum sampling rate the DNL is-0.9/+0.7 LSB and the IN
A 6-bit highly digital flash ADC is implemented in a 0.18 mum CMOS process. The ADC operates in the ...
A 6-bit 1.2 Gs/s non-calibrated flash ADC in a standard 45nm CMOS process, that achieves 0.45pJ/conv...
Analog-to-digital converter (ADC) is a very fundamental and key part to nearly all kinds of electron...
A 6-bits 6-GS/s flash ADC is presented. Single stage integrators are proposed as preamplifiers to dr...
This thesis describes research on very-high-sampling-rate, moderate-resolution, CMOS, analog-to-digi...
Modern communication systems require higher data rates which have increased thedemand for high speed...
The Analog to Digital converters play an imperative role in today’s electronic systems world. Curren...
A CMOS flash analog-to-digital converter (ADC) designed for high speed and low voltage is presented....
Over the past few years Ultra Wide Band (UWB) technology has taken the realms of communications circ...
A new power and resolution adaptive flash ADC, named PRA-ADC, is proposed. The PRA-ADC enables expon...
The design of a high-speed current-mode CMOS flash analog-to-digital converter (ADC) is presented. F...
AbstractBased 0n 0.18m CMOS technology, this theory is applied to research and design a 2-Gigasample...
Abstract- A 1.056 GS/s, 5-bit/6-bit switchable flash analog-to- ADC which can adapt its resolution a...
A 6-bit 20 GS/s 16-channel time-interleaved (TI) analog-to-digital converter (ADC) using a two-step ...
This paper describes a high-speed low-power subranging Flash ADC designed in 90nm Mixed-Mode CMOS pr...
A 6-bit highly digital flash ADC is implemented in a 0.18 mum CMOS process. The ADC operates in the ...
A 6-bit 1.2 Gs/s non-calibrated flash ADC in a standard 45nm CMOS process, that achieves 0.45pJ/conv...
Analog-to-digital converter (ADC) is a very fundamental and key part to nearly all kinds of electron...
A 6-bits 6-GS/s flash ADC is presented. Single stage integrators are proposed as preamplifiers to dr...
This thesis describes research on very-high-sampling-rate, moderate-resolution, CMOS, analog-to-digi...
Modern communication systems require higher data rates which have increased thedemand for high speed...
The Analog to Digital converters play an imperative role in today’s electronic systems world. Curren...
A CMOS flash analog-to-digital converter (ADC) designed for high speed and low voltage is presented....
Over the past few years Ultra Wide Band (UWB) technology has taken the realms of communications circ...
A new power and resolution adaptive flash ADC, named PRA-ADC, is proposed. The PRA-ADC enables expon...
The design of a high-speed current-mode CMOS flash analog-to-digital converter (ADC) is presented. F...
AbstractBased 0n 0.18m CMOS technology, this theory is applied to research and design a 2-Gigasample...
Abstract- A 1.056 GS/s, 5-bit/6-bit switchable flash analog-to- ADC which can adapt its resolution a...
A 6-bit 20 GS/s 16-channel time-interleaved (TI) analog-to-digital converter (ADC) using a two-step ...
This paper describes a high-speed low-power subranging Flash ADC designed in 90nm Mixed-Mode CMOS pr...
A 6-bit highly digital flash ADC is implemented in a 0.18 mum CMOS process. The ADC operates in the ...
A 6-bit 1.2 Gs/s non-calibrated flash ADC in a standard 45nm CMOS process, that achieves 0.45pJ/conv...
Analog-to-digital converter (ADC) is a very fundamental and key part to nearly all kinds of electron...
Add to ORKG