Wrapper Design for Testing IP Cores with Multiple Clock Domains

This paper addresses the testability problems raised by em-bedded cores with multiple clock domains. The proposed so-lution, based on a novel core wrapper architecture, shows how multi-frequency at-speed test response capture can be achieved using low-speed testers synchronized with high-speed on-chip generated clocks. Using experimental data, the trade-offs between the number of tester channels, testing time, area overhead and power dissipation are discussed.