A clock-gating method for low-power LSI design

Abstract- This paper describes an automated layout design technique for the gated-clock design. Two issues must be considered for gated-clock circuits to work cor-rectly. One is to minimize the skew for gated-clock nets. The other is to keep timing constraints for enable-logic parts. We propose the layout design technique to taking these things into consideration. We developed Gated-Clock Tree Synthesizer for the first issue, and Timing Constraints Generator and Clock Delay Estimator for the second. We applied it to a practical gated-clock cir-cuit. By our technique, the clock-skew could be less than 0.2ns keeping timing constraints for enable-logic parts. I