A Petri Net Model for Evaluating Packet Buffering Strategies in a Network Processor

Previous studies have shown that buffering packets in DRAM is a performance bottleneck. In order to understand the im-pediments in accessing the DRAM, we developed a detailed Petri net model of IP forwarding application on IXP2400 that models the different levels of the memory hierarchy. The cell based interface used to receive and transmit packets in a net-work processor, leads to some small size DRAM accesses. Such narrow accesses to the DRAM expose the bank access latency, reducing the bandwidth that can be realized. With real traces up to 30 % of the accesses are smaller than the cell size, resulting in 7.7 % reduction in DRAM bandwidth. To overcome this problem, we propose buffering these small chunks of data in the on chip scratchpad memory. This scheme also exploits greater degree of parallelism between different levels of the memory hierarchy. Using real traces from the internet, we show that the transmit rate can be im-proved by an average of 21 % over the base scheme without the use of additional hardware. Further, the impact of dif-ferent traffic patterns on the network processor resources is studied. Under real traffic conditions, we show that the data bus which connects the off-chip packet buffer to the micro-engines, is the obstacle in achieving higher throughput.