on High Performance Embedded Architecture and Compilation

D-Nuca caches are cache memories characterized by multi bank partitioning and promotion/demotion mechanism. They are able to reach high hit rates while keeping low the access latencies. As counterpart, such caches are affected by high power consumption; in this paper we propose a technique to improve their power efficiency without any performances loss