Efficient Implementation of Trace-back Unit in a Reconfigurable Viterbi Decoder Fabric

Abstract—This paper presents a reconfigurable viterbi fabric with efficient track-back unit in a system on chip device. The proposed reconfigurable fabric can support Viterbi implementations with constraint lengths ranging from 3 to 9, and code rates in the range 1/2-1/3. Our results illustrate that the proposed architecture has superior power consumption and throughput characteristics compared with a generic field programmable gate array (FPGA) and a digital signal processor (DSP), respectively. I