A Comprehensive High-level Synthesis System for Control-Flow Intensive Behaviors∗

In this paper, we describe a comprehensive high-level synthe-sis system for control-flow intensive as well as data-dominated behaviors. We propose a new control-data flow graph model to preserve the parallelism inherent in the application, as well as to facilitate high-level synthesis. Our algorithm, which is based on an iterative improvement strategy, per-forms clock selection, scheduling, module selection, resource allocation and assignment simultaneously to fully derive the benefits of design space exploration at the behavior level. The system can be used to optimize area, power or energy, by selecting the cost function accordingly. Experimental results show that for energy-optimized designs, energy is re-duced by up to 79.4 % (an average of 42.2%), with an av-erage of 24.8 % area overhead, compared to area-optimized designs. For power-optimized designs, power is reduced by up to 70.8 % (an average of 56.7%), with an average of 25.2% area overhead, compared to area-optimized designs. No Vdd scaling is performed to obtain the above results