Abstract Coherent Shared Memories for FPGAs

To build a shared-memory programming model for FPGAs, a fast and highly parallel method of accessing the shared-memory is required. This thesis presents a first look at how to implement a coherent caching system in an FPGA. The coherent caching system consists of multiple distributed caches that implement the write-once coherence protocol, allowing efficient access to system memory while simplifying the user programming model. Several test applications are used to verify functionality, and assess performance of the current system. Results show that with a processor-based system, some applications could benefit from improvements to the coherence system, but for many applications, the current system is sufficient. However, the current coherent caching system is not suf-ficient for most hardware core based systems, because the faster memory accesses quickly saturate shared system resources. As well, the performance of distributed-memory sys-tems currently surpasses that of the coherent caching system. Performance results are promising, and given the potential for improvements, future work on this system is war-ranted. ii Dedication I dedicate this to my parents for their support throughout my education. And most of all, I’d like to dedicate this to Laura for her help, understanding, and patience throughout my Masters Degree. ii